	Q	.P. Code: 1	9EC0	409										R	19	
	R	leg. No:]			
		SIDD	HAR	THIN	STITI	ITE C	FEN	GINE	FRI	IC &	TECI	INOI	LOGY:	ритт	'UR	
		SIDD			SIII				OMOL		ILCI	intor		IUII	UK	
		B. Te	ech II	Year	II Sem	ester					mina	tions	Febru	ary 20)22	
					LINE											
					(Elect	ronics	and C	Comm	unicat	ion Ei	nginee	ring)				
	T	ime: 3 hours	S											Max	k. Mark	s: 60
					(Ans	swer a	ll Five	Units	s 5 x 1	2 = 60) Marl	(s)				
								UNI	T-I							
1	a															6M
	b	Derive the	outpu	ut expre	ession	for the	practi	ical in	tegrate	or circ	uit					6M
								OI								
2	a	Draw and explain the three open loop op-amp configurations with neat circuit diagram Explain about the operation of sample and hold circuit with relevant waveforms.											6M			
	b	Explain at	bout th	ne opera	ation of	t samp	ole and	-		t with	releva	int wa	vetorms	5.		6 M
								UNIT	Г-II							
3	a	Design the	e first	order h	igh pas	s filte	r and o	discus	s its fr	equer	cy res	ponse				6M
	b	What is th	e prin	ciple of	ple operation of RC phase shift oscillator? Explain its operation.											6M
								OI	R				·			
4	a	1 0														6M
	b															6M
								UNIT	'-III							
5	a	Draw and	-													6M
	b	• Explain about counter type ADC with neat block diagram. OR														6 M
6		Draw and	Evolo	in abou	t tha N	Ionali	thia I(K							6M
6	a b	Discuss at	-						ומ							6 M
	U	Diseuss ac	out it	vv voit		100 a		UNIT	-							UIVI
7	a	Explain th	e vari	oue dat	a tunos	supp		NOTE OF CASE OF CASE OF CASE		and w	ith ov	ampla				6M
1	a b	Design the														6M
	~	$F(Y) = \prod A$										-8				UTIT .
								OI								
8	a	Write a VHDL entity and Architecture for the following function. F(x) = (a + b) (c.d) Also draw the relevant logic diagram.														6M
	b	F(x) = (a + Explain in)						•	-		uitable	evam	nles			6 M
	U	Explain III	uctur			acing	styles	UNI		vitii St	inable	Cram	pies.			UIVI
9	a	Design a 4	to 16	decode	er with	74×1	38 IC'	Contract of the local division of the local								6M
	b	Design a p							uests.	Use 7	4×14	8 and				6 M
		required d	iscrete	e gates.	Provid	le the	truth ta		-	olain t	he ope	eration	•			
10		Daging an	0 1.:+	aomin1 !		omo11_1	l a - 4 - 1	OI hift ma								
10	a b	Design an Design a 1			-				gister.							6M 6M
	~	u I	0 010	-omput	mor un		. 051	-0.								UIVI

*** END ***